Name
Title | ||
|---|---|---|
Rapid prototype and implementation of a high-throughput and flexible FFT ASIP based on LISA 2.0 |
Abstract | ||
|---|---|---|
This paper presents a highly efficient machine description language LISA for application specific instruction-set processor (ASIP) architecture exploration, software tools design, system verification and design implementation. The proposed design flow enables a rapid prototyping and evaluation of different architectures, reduces the design time and human effort with regard to traditional design methodologies. A case study for parallel FFT algorithm is demonstrated in this work. We proposed a scalable butterfly processing structure with fixed shuffling mode between stages. Besides, resource sharing and an efficient vector address generation mechanism are adopted to reduce the hardware complexity and power dissipation. Simulation and synthesis results show that our FFT-ASIP achieves a higher energy-efficiency and flexibility than other works, and the area cost is low. |
Year | DOI | Venue |
|---|---|---|
2014 | 10.1109/ISQED.2014.6783393 | ISQED |
Keywords | Field | DocType |
design implementation,parallel fft processing,design time reduction,hardware complexity reduction,lisa 2.0,software tools design,hardware description languages,asip,power dissipation reduction,software tools,application specific integrated circuits,vector address generation mechanism,software architecture,system verification,fixed shuffling mode,scalable butterfly processing structure,human effort reduction,resource sharing,energy-efficiency,machine description language,flexible fft asip,parallel fft algorithm,rapid prototype,fast fourier transforms,application specific instruction-set processor architecture exploration,computer architecture,pipelines,vectors,energy efficiency,registers,hardware | Rapid prototyping,Computer architecture,Software design description,Computer science,Electronic engineering,Application-specific integrated circuit,Design flow,Software architecture,Hardware description language,Hardware architecture,Embedded system,Scalability | Conference |
ISSN | Citations | PageRank |
1948-3287 | 0 | 0.34 |
References | Authors | |
4 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ting Chen | 1 | 2154 | 268.96 |
| Xiaowei Pan | 2 | 0 | 0.34 |
| Hengzhu Liu | 3 | 86 | 23.28 |
| Tiebin Wu | 4 | 6 | 2.14 |