Hengzhu Liu - Citegraph

Author Info

Name	Affiliation	Papers
HENGZHU LIU	Natl Univ Def Technol, Comp Sch, Changsha, Hunan, Peoples R China	61
Collaborators	Citations	PageRank
116	86	23.28
Referers	Referees	References
273	1180	530

Search Limit

1001000

Publications (61 rows)

Collaborators (100 rows)

Referers (100 rows)

Referees (100 rows)

Title	Citations	PageRank	Year
Stereo Matching Using Multi-Level Cost Volume and Multi-Scale Feature Constancy	4	0.40	2021
Fine-Grained Multi-Human Parsing	5	0.38	2020
LaLo-Check: A Path Optimization Framework for Sampling-Based Motion Planning With Tree Structure.	0	0.34	2019
Multi-Prototype Networks for Unconstrained Set-based Face Recognition.	6	0.45	2019
Unsupervised Stereo Depth Estimation Refined by Perceptual Loss	0	0.34	2018
GLANS: GIS Based Large-Scale Autonomous Navigation System.	0	0.34	2018
Dual-Issue CGRA for DAG Acceleration.	0	0.34	2018
Look Across Elapse: Disentangled Representation Learning and Photorealistic Cross-Age Face Synthesis for Age-Invariant Face Recognition.	0	0.34	2018
Efficient Deep Learning For Stereo Matching With Larger Image Patches	1	0.35	2017
Scalable Parallel Distributed Coprocessor System for Graph Searching Problems with Massive Data	0	0.34	2017
Learning Deep Correspondence through Prior and Posterior Feature Constancy.	0	0.34	2017
Improved Object Proposals with Geometrical Features for Autonomous Driving.	0	0.34	2017
Learning Generic Features from DEH Channels for Object Proposals Generation	0	0.34	2017
The Communication Analysis of Implementation in Breadth First Search Algorithm.	0	0.34	2016
Large Page Address Mapping In Massive Parallel Processor Systems	0	0.34	2016
A Novel Low-Power and High-PSNR Architecture Based on ARC for DCT/IDCT.	0	0.34	2016
CORDIC-Based Enhanced Systolic Array Architecture for QR Decomposition.	3	0.56	2016
Be-Sift: A More Brief And Efficient Sift Image Matching Algorithm For Computer Vision	0	0.34	2015
FPGA implementation of low-power and high-PSNR DCT/IDCT architecture based on adaptive recoding CORDIC	1	0.37	2015
UniMESH: The light-weight unidirectional channel Network-on-Chip in 2D mesh topology	0	0.34	2015
An Enhanced Adaptive Recoding Rotation CORDIC.	0	0.34	2015
Rapid prototype and implementation of a high-throughput and flexible FFT ASIP based on LISA 2.0	0	0.34	2014
FT-Matrix: A Coordination-Aware Architecture for Signal Processing	3	0.43	2014
Codma: Buffer Avoided Data Exchange In Distributed Memory Systems	0	0.34	2014
Research on a Kind of Optimization Scheme of MIMO-OFDM Sphere Equalization Technology for Unmanned Aerial Vehicle Wireless Image Transmission Data Link System	0	0.34	2014
Reducing scan-shift power through scan partitioning and test vector reordering	1	0.35	2014
Cooperative Communication For Efficient And Scalable All-To-All Barrier Synchronization On Mesh-Based Many-Core Nocs	1	0.36	2014
Computationally Efficient Architecture for Accurate Frequency Estimation with Fourier Interpolation.	1	0.36	2014
Flexible Virtual Channel Power-Gating for High-Throughput and Low-Power Network-on-Chip	1	0.36	2014
A Novel Test Data Compression Scheme For Socs Based On Block Merging And Compatibility	0	0.34	2014
Round-Trip Latency Prediction For Memory Access Fairness In Mesh-Based Many-Core Architectures	0	0.34	2014
Realization and design of a pilot assist decision-making system based on speech recognition.	0	0.34	2014
A New Technology for MIMO Detection: The μ Quantum Genetic Sphere Decoding Algorithm	1	0.35	2014
A Scalable, Fixed-Shuffling, Parallel Fft Butterfly Processing Architecture For Sdr Environment	0	0.34	2014
An efficient FPGA implementation of QR decomposition using a novel systolic array architecture based on enhanced vectoring CORDIC	2	0.39	2014
Mapping Loops onto Coarse-Grained Reconfigurable Array Using Genetic Algorithm.	1	0.37	2013
Design and Implementation of a Novel Entirely Covered K 2 CORDIC	0	0.34	2013
Ant colony optimization for application mapping in coarse-grained reconfigurable array	0	0.34	2013
Mapping DAG to CGRA Using Min-Max Ant Colony System	0	0.34	2013
A Cost-efficient Input Vector Monitoring Concurrent On-line BIST Scheme Based on Multilevel Decoding Logic	0	0.34	2013
Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding	6	0.45	2013
Real-Time Implementation of 4x4 MIMO-OFDM System for 3GPP-LTE Based on a Programmable Processor	0	0.34	2013
Enhanced Implementation of Max ∗ Operator for Turbo Decoding.	0	0.34	2013
A Novel CGRA Architecture and Mapping Algorithm for Application Acceleration	1	0.37	2013
Loop Acceleration By Cluster-Based Cgra	3	0.39	2013
Low Cost Cordic-Based Configurable Fft/Ifft Processor For Ofdm Systems	1	0.36	2012
Adaptive Recoding Cordic	5	0.52	2012
Tpss: A Flexible Hardware Support For Unicast And Multicast On Networks-On-Chip	1	0.43	2012
Self-Selection Pseudo-Circuit: A Clever Crossbar Pre- Allocation	0	0.34	2012
A Hybrid Multicast Deadlock-Free Scheme For Virtualization At The Noc Level	0	0.34	2011

1
2
50 / page