Name
Title | ||
|---|---|---|
NCID: a non-inclusive cache, inclusive directory architecture for flexible and efficient cache hierarchies |
Abstract | ||
|---|---|---|
Chip-multiprocessor (CMP) architectures employ multi-level cache hierarchies with private L2 caches per core and a shared L3 cache like Intel's Nehalem processor and AMD's Barcelona processor. When designing a multi-level cache hierarchy, one of the key design choices is the inclusion policy: inclusive, non-inclusive or exclusive. Either choice has its benefits and drawbacks. An inclusive cache hierarchy (like Nehalem's L3) has the benefit of allowing incoming snoops to be filtered at the L3 cache, but suffers from (a) reduced space efficiency due to replication between the L2 and L3 caches and (b) reduced flexibility since it cannot bypass the L3 cache for transient or low priority data. In an inclusive L2/L3 cache hierarchy, it also becomes difficult to flexibly chop L3 cache size (or increase L2 cache size) for different product instantiations because the inclusion can start to affect performance (due to significant back-invalidates). In this paper, we present a novel approach to addressing the drawbacks of inclusive caches, while retaining its positive features of snoop filtering. We present NCID: a non-inclusive cache, inclusive directory architecture that allows data in the L3 to be non-inclusive or exclusive, but retains tag inclusion in the directory to support complete snoop filtering. We then describe and evaluate a range of NCID-based architecture options and policies. Our evaluation shows that NCID enables a flexible and efficient cache hierarchy for future CMP platforms and has the potential to improve performance significantly for several important server benchmarks. |
Year | DOI | Venue |
|---|---|---|
2010 | 10.1145/1787275.1787314 | Conf. Computing Frontiers |
Keywords | Field | DocType |
l2 cache size,multi-level cache hierarchy,l3 cache,inclusive cache,efficient cache hierarchy,inclusive directory architecture,non-inclusive cache,l3 cache size,l2 cache,inclusive cache hierarchy,l3 cache hierarchy,cache | Cache invalidation,Cache pollution,Computer science,Cache,Parallel computing,Cache algorithms,Page cache,Real-time computing,Cache coloring,Bus sniffing,Smart Cache,Operating system | Conference |
Citations | PageRank | References |
6 | 0.46 | 16 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Li Zhao | 1 | 604 | 34.84 |
| Ravishankar K. Iyer | 2 | 1119 | 75.72 |
| Srihari Makineni | 3 | 600 | 37.89 |
| Don Newell | 4 | 512 | 32.67 |
| Liqun Cheng | 5 | 6 | 0.46 |