Name
Abstract | ||
|---|---|---|
We address the problem of developing suitable criteria for design replacement in the context of sequential logic synthesis. There have been previous efforts to characterize replacements for such designs. However, all previous attempts either make implicit or explicit assumptions about the design or the environment of the design. For example, it is widespread practice to assume the existence of a hardware reset line and, consequently, a fixed power-up state; in the absence of the same, a common premise is that the design's environment will apply an initializing sequence. We present the notion of safe replaceability, which does away with these assumptions, and prove a number of properties that hold of it. Most importantly, we show that the notion is sound, i.e., if design D1 is a safe replacement for design D0 , then no environment can determine if D1 is used in place of D0 and that the notion is complete, i.e., if D1 is not a safe replacement for D0 then there exists an environment that can detect if D1 is used in place of D0 . Completeness is important for logic synthesis and verification because it specifies the maximum allowable flexibility for replacement. When the design's output is not used for a certain number of cycles after power up, then safe replaceability can be relaxed to obtain what we refer to as delay safe replaceability; we analyze properties of this notion too. Since our work, many papers have used this notion effectively for sequential optimization |
Year | DOI | Venue |
|---|---|---|
2001 | 10.1109/43.908455 | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Keywords | DocType | Volume |
safe replaceability,certain number,design D0,sequential circuit,design D1,sequential logic synthesis,design replacement,safe replacement,previous attempt,logic synthesis,previous effort | Journal | 20 |
Issue | ISSN | Citations |
2 | 0278-0070 | 11 |
PageRank | References | Authors |
0.69 | 23 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| V. Singhal | 1 | 11 | 0.69 |
| Carl Pixley | 2 | 121 | 11.69 |
| Adnan Aziz | 3 | 1778 | 149.76 |
| Robert K. Brayton | 4 | 6224 | 883.32 |