Name
Abstract | ||
|---|---|---|
To find the optimal pipeline design point by considering both performance and power objectives has been one focus of interest in recent researches. However, we found that previous papers did not consider deepening or shrinking pipeline depth dynamically during the program execution. In this paper, with the adoption of the earlier proposed Pipeline Stage Unification (PSU) method, we studied the relationship between power/performance and pipeline depth in processors with a pipeline of multi-usable depths. Our evaluation results of SPECint2000 benchmarks shown in this paper illustrate that the PSU adoption can achieve good efficiency for platforms which concern both energy and performance, even after the utilization of complex clock gating. |
Year | DOI | Venue |
|---|---|---|
2007 | 10.1145/1360464.1360470 | SIGARCH Computer Architecture News |
Keywords | Field | DocType |
specint2000 benchmarks,evaluation result,multi-usable depth,pipeline stage unification,pipeline stage unification adoption,previous paper,complex clock gating,optimal pipeline depth,optimal pipeline design point,pipeline depth,pipeline design point,power objective,power/per- formance,pipeline depth dynamically,psu adoption,clock gating | Power supply unit,Clock gating,Pipeline (computing),Computer science,Unification,Parallel computing,Real-time computing,Power performance | Journal |
Volume | Issue | Citations |
35 | 5 | 1 |
PageRank | References | Authors |
0.36 | 11 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jun Yao | 1 | 395 | 47.98 |
| Shinobu Miwa | 2 | 28 | 13.09 |
| Hajime Shimada | 3 | 36 | 4.76 |
| Shinji Tomita | 4 | 149 | 36.23 |