Name
Title | ||
|---|---|---|
A Reconfigurable Application-specific Instruction-set Processor for Fast Fourier Transform processing |
Abstract | ||
|---|---|---|
In this paper, we have presented a Reconfigurable Application-specific Instruction-set Processor (rASIP) that processes mixed-radix(2, 4) 64 and 128-point Fast Fourier Transform (FFT) algorithms while satisfying the partial execution-time requirements of IEEE-802.11n standard. The rASIP was designed by integrating a template-based Coarse-Grain Reconfigurable Array (CGRA) in the datapath of a simple Reduced Instruction-Set Computing (RISC) Processor. The instruction set of the RISC processor was extended to add special instructions to enable cycle-accurate processing by the CGRA. The rASIP is synthesized for Field Programmable Gate Arrays for the measurement of resource utilization and execution time. The postfit gate-level netlist of rASIP was simulated to estimate the power and energy consumption. Based on our measurements and estimates, we have studied the advantages of using rASIP in comparison with other systems. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1109/ASAP.2013.6567599 | ASAP |
Keywords | DocType | Citations |
Reconfigurable Application-specific Instruction-set Processor,execution time,RISC processor,energy consumption,template-based Coarse-Grain Reconfigurable Array,Fast Fourier Transform processing,128-point Fast Fourier Transform,partial execution-time requirement,cycle-accurate processing,postfit gate-level netlist,Field Programmable Gate Arrays | Conference | 1 |
PageRank | References | Authors |
0.35 | 0 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Gerd Ascheid | 1 | 1205 | 144.76 |
| Waqar Hussain | 2 | 48 | 9.40 |
| Xiaolin Chen | 3 | 49 | 4.00 |
| Jari Nurmi | 4 | 556 | 83.87 |