Name
Title | ||
|---|---|---|
Design-for-test techniques for opens in undetected branches in CMOS latches and flip-flops |
Abstract | ||
|---|---|---|
In this paper, a design-for-testability (DFT) technique to test open defects in otherwise undetectable faulty branches in fully static CMOS latches and flip-flops is proposed. The main benefits of our proposal are: 1) it is able to detect a parametric range of resistive opens defects and 2) the performance degradation is very low. The testability of the added DFT circuitry is also addressed. The cost of the proposed technique in terms of speed degradation, area overhead, and extra pins is analyzed. Comparison with other previously proposed testable latches is carried out. Circuits with the proposed technique have been designed and fabricated. Good agreement is observed between the analytical analysis, simulations and experimental measures performed on the fabricated circuits. |
Year | DOI | Venue |
|---|---|---|
2007 | 10.1109/TVLSI.2007.896910 | IEEE Trans. VLSI Syst. |
Keywords | Field | DocType |
design-for-test technique,analytical analysis,added dft circuitry,proposed technique,speed degradation,performance degradation,undetected branch,main benefit,good agreement,experimental measure,extra pin,area overhead,cmos integrated circuits,degradation,design for test,design for testability,dft | Testability,Design for testing,Resistive touchscreen,FLOPS,Computer science,CMOS,Electronic engineering,Parametric statistics,Electronic circuit,Flip-flop | Journal |
Volume | Issue | ISSN |
15 | 5 | 1063-8210 |
Citations | PageRank | References |
1 | 0.36 | 6 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Antonio Zenteno Ramirez | 1 | 1 | 0.36 |
| Guillermo Espinosa | 2 | 1 | 0.36 |
| Victor Champac | 3 | 6 | 1.85 |