Name
Abstract | ||
|---|---|---|
In this paper we propose a methodology to adapt Systolic Algorithms to the hardware selected for their implementation. Systolic Algorithms obtained can be efficiently implemented using Pipelined Functional Units. The methodology is based on two transformation rules. These rules are applied to an initial Systolic Algorithm, possibly obtained through one of the design methodologies proposed by other authors. Parameters for these transformations are obtained from the specification of the hardware to be used. The methodology has been particularized in the case of one-dimensional Systolic Algorithms with data contraflow. |
Year | DOI | Venue |
|---|---|---|
1989 | 10.1145/74925.74937 | ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture |
Keywords | Field | DocType |
systolic array,matrix decomposition,matrix multiplication,design methodology,parallel programming,hardware,concurrent computing,functional unit,synthetic aperture sonar | Permission,Computer science,Matrix decomposition,Parallel computing,Algorithm,Real-time computing,Design methods,Concurrent computing,Computer hardware,Synthetic aperture sonar | Conference |
Volume | Issue | ISSN |
17 | 3 | 0163-5964 |
ISBN | Citations | PageRank |
0-89791-319-1 | 4 | 0.72 |
References | Authors | |
15 | 5 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Valero-Garcia, M. | 1 | 4 | 0.72 |
| Juan J. Navarro | 2 | 323 | 42.90 |
| José M. Llabería | 3 | 104 | 15.90 |
| Mateo Valero | 4 | 4520 | 355.94 |
| Miguel Valero-García | 5 | 4 | 0.72 |