Name
Abstract | ||
|---|---|---|
This paper introduces a methodology that optimizes the performance of a low swing clock tree under a skew bound. Low-swing clock trees are preferred for a reduction in the clock switching power, with an expected trade-off in clock slew and skew. In this paper, a heuristic optimization process is introduced that keeps the clock skew under the same skew budget of the originating full-swing clock tree. In this low swing clock optimization, the low power consumption property is preserved. The effect of slew on the logic timing, which is naturally degraded due to low-swing operation, is analyzed within timing slack of some paths in order to highlight the effectiveness of the low swing clock trees in lowering power consumption with limited impact on timing constraints. The experiments performed with the 4 largest ISCAS'89 benchmark circuits operating at 500~MHz, 90~nm technology and 4 different Vdd levels show that the optimized low swing clock tree can achieve an average of upto 11.0% reduction in the power consumption with no more than a skew degradation of 0.5% of the clock period (i.e. within the practical skew budget). |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1145/2483028.2483059 | ACM Great Lakes Symposium on VLSI |
Keywords | Field | DocType |
low swing clock tree,full-swing clock tree,power consumption,practical skew budget,low swing clock optimization,tree optimization,optimized low swing clock,clock period,clock slew,skew-bounded low swing clock,low-swing clock tree,clock skew,vlsi | Clock gating,Timing failure,Computer science,Underclocking,Electronic engineering,Real-time computing,Static timing analysis,Clock skew,Synchronous circuit,Digital clock manager,CPU multiplier | Conference |
Citations | PageRank | References |
4 | 0.46 | 7 |
Authors | ||
2 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Can Sitik | 1 | 15 | 3.80 |
| Baris Taskin | 2 | 227 | 40.82 |