Name
Abstract | ||
|---|---|---|
We present a method that is capable of handling process variations to evaluate analog/RF test measurements at the design stage. The method can readily be used to estimate test metrics, such as parametric test escape and yield loss, with parts per million accuracy, and to fix test limits that satisfy specific tradeoffs between test metrics of interest. Furthermore, it provides a general framework to compare alternative test solutions that are continuously being proposed toward reducing the high cost of specification-based tests. The key idea of the method is to build a statistical model of the circuit under test and the test measurements using nonparametric density estimation. Thereafter, the statistical model can be simulated very fast to generate an arbitrarily large volume of new data. The method is demonstrated for a previously proposed built-in self-test measurement for low-noise amplifiers. The result indicates that the new synthetic data have the exact same structure of data generated by a computationally intensive brute-force Monte Carlo circuit simulation. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1109/TCAD.2009.2016136 | IEEE Trans. on CAD of Integrated Circuits and Systems |
Keywords | DocType | Volume |
test metrics,statistical model,RF test measurement,alternative test solution,parametric test escape,specification-based test,test limit,test measurement,new data,new synthetic data,design stage | Journal | 28 |
Issue | ISSN | Citations |
4 | 0278-0070 | 31 |
PageRank | References | Authors |
2.23 | 24 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Haralampos-G. D. Stratigopoulos | 1 | 252 | 28.06 |
| Salvador Mir | 2 | 426 | 56.22 |
| Ahcène Bounceur | 3 | 306 | 35.05 |