Name
Abstract | ||
|---|---|---|
Multi-core chips have been increasingly adopted by microprocessor industry. For real-time systems to safely harness the potential of multi-core computing, designers must be able to accurately obtain the worst-case execution time (WCET) of applications running on multi-core platforms, which is very challenging due to the possible runtime inter-core interferences in using shared resources such as the shared L2 caches. As the first step toward time-predictable multi-core computing, this paper presents a novel approach to bounding the worst-case performance for threads running on multi-core processors with shared L2 instruction caches. The idea of our approach is to compute the worst-case instruction access interferences between different threads based on the program control flow information of each thread, which can be statically analyzed. Our experiments indicate that the proposed approach can reasonably estimate the worst- case shared L2 instruction cache misses by considering inter-thread instruction conflicts. Also, the WCET of applications running on multi-core processors estimated by our approach is much better than the estimation by simply assuming all L2 instruction accesses are misses. |
Year | DOI | Venue |
|---|---|---|
2008 | 10.1109/RTAS.2008.6 | IEEE Real-Time and Embedded Technology and Applications Symposium |
Keywords | Field | DocType |
multi-core platform,microprocessor industry,multi-core processor,microprocessor chips,cache storage,inter-thread instruction conflict,wcet analysis,shared l2 instruction caches,worst-case execution time,l2 cache,multi-threading,multi-core processors,inter-thread instruction conflicts,shared memory systems,program control flow information,multi-core computing,time-predictable multi-core computing,l2 instruction access,worst-case instruction access interference,l2 instruction cache,multicore processors,novel approach,real-time systems,multi core processor,information analysis,multicore processing,real time systems,chip,application software,interference,worst case execution time,multi threading | Multithreading,Worst-case execution time,Yarn,Cache,Computer science,Microprocessor,Parallel computing,Real-time computing,Thread (computing),Application software,Multi-core processor,Embedded system | Conference |
ISSN | ISBN | Citations |
1545-3421 | 978-0-7695-3146-5 | 79 |
PageRank | References | Authors |
2.89 | 18 | 2 |