Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Jorge Salvador Valdez Martinez
geoffrey e hinton
Claudia Calabrese
Hao Mao
Peter Malec
Chen Ma
Ken Bryan Fabay
Muhammad Imran
Radu Timofte
Kuanrui Yin
Home
/
Author
/
WEI ZHANG
Author Info
Open Visualization
Name
Affiliation
Papers
WEI ZHANG
So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62902 USA
21
Collaborators
Citations
PageRank
10
163
11.75
Referers
Referees
References
382
526
277
Search Limit
100
526
Publications (21 rows)
Collaborators (10 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
A time-predictable dual-core prototype on FPGA
0
0.34
2010
Review of Parallel Techniques and its Implication for Java
0
0.34
2010
Loop-Based Instruction Prefetching to Reduce the Worst-Case Execution Time
2
0.39
2010
Time-Predictable L2 Cache Design for High-Performance Real-Time Systems
3
0.38
2010
Exploiting Multi-core Processors to Improve Time Predictability for Real-Time Java Computing
1
0.34
2009
Studying Energy-Oriented Dynamic Optimizations in Java Virtual Machines
0
0.34
2009
Boosting the Performance of Software-Based Transient Errors Tolerant Techniques through Compiler Optimizations
0
0.34
2009
Static worst-case energy and lifetime estimation of wireless sensor networks
11
0.77
2009
Improving Java performance and energy dissipation through efficient code caching
1
0.35
2009
Accurately Estimating Worst-Case Execution Time for Multi-core Processors with Shared Direct-Mapped Instruction Caches
20
0.95
2009
Computing and Minimizing Cache Vulnerability to Transient Errors
3
0.41
2009
Adaptive Drowsy Cache Control for Java Applications
0
0.34
2008
A time-predictable VLIW processor and its compiler support
7
0.50
2008
Exploiting virtual registers to reduce pressure on real registers
7
0.44
2008
Analyzing the worst-case execution time for instruction caches with prefetching
1
0.35
2008
WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches
79
2.89
2008
Compiler-Assisted Leakage Energy Reduction for Cache Memories
0
0.34
2007
Exploiting the replication cache to improve cache read bandwidth cost effectively
0
0.34
2006
Reducing Instruction Translation Look-Aside Buffer Energy Through Compiler-Directed Resizing
0
0.34
2006
Computing Cache Vulnerability to Transient Errors and Its Implication
26
0.89
2005
Replica Victim Caching to Improve Reliability of In-Cache Replication
2
0.40
2004
1