Name
Abstract | ||
|---|---|---|
We introduce a variable block size motion estimation architecture that is adaptive to the full search (FS) and the three-step search (3SS) algorithms. Early termination, intensive data reuse, pipelined datapath with bit serial execution, and memory access management tailored to the search patterns of the FS and 3SS form key features of the architecture. The design was synthesized using Synopsys Design Compiler and 45nm standard cell library technology. The architecture sustains real-time CIF format with an operational frequency as low as 17.6MHz and consumes 1.98 mW at this clock rate. This architecture with its 500MHz peak operational frequency provides the end-user with the flexibility of choosing between video quality and throughput based on power consumption and processing speed constraints. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1007/s11265-013-0740-8 | Signal Processing Systems |
Keywords | Field | DocType |
Adaptive architecture,Fast search,Full search,H.264/AVC,Motion estimation | Adaptive architecture,Datapath,Computer science,Parallel computing,Compiler,Real-time computing,Standard cell,Motion estimation,Throughput,Computer hardware,Video quality,Clock rate | Journal |
Volume | Issue | ISSN |
73 | 2 | 1939-8018 |
Citations | PageRank | References |
0 | 0.34 | 29 |
Authors | ||
2 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Yang Song | 1 | 269 | 15.95 |
| Ali Akoglu | 2 | 157 | 29.40 |