Name
Title | ||
|---|---|---|
A Capacity-Aware Thread Scheduling Method Combined With Cache Partitioning To Reduce Inter-Thread Cache Conflicts |
Abstract | ||
|---|---|---|
Chip multiprocessors (CMPs) improve performance by simultaneously executing multiple threads using integrated multiple cores. However, since these cores commonly share one cache, inter-thread cache conflicts often limit the performance improvement by multi-threading. This paper focuses on two causes of inter-thread cache conflicts. In shared caches of CMPs, cached data fetched by one thread are frequently evicted by another thread. Such an eviction, called inter-thread kickout (ITKO), is one of the major causes of inter-thread cache conflicts. The other cause is capacity shortage that occurs when one cache is shared by threads demanding large cache capacities. If the total capacity demanded by the threads exceeds the actual cache capacity, the threads compete to use the limited cache capacity, resulting in capacity shortage. To address inter-thread cache conflicts, we must take into account both ITKOs and capacity shortage. Therefore, this paper proposes a capacity-aware thread scheduling method combined with cache partitioning. In the proposed method, inter-thread cache conflicts due to ITKOs and capacity shortage are decreased by cache partitioning and thread scheduling, respectively. The proposed scheduling method estimates the capacity demand of each thread with an estimation method used in the cache partitioning mechanism. Based on the estimation used for cache partitioning, the thread scheduler decides thread combinations sharing one cache so as to avoid capacity shortage. Evaluation results suggest that the proposed method can improve overall performance by up to 8.1%, and the performance of individual threads by up to 12%. The results also show that both cache partitioning and thread scheduling are indispensable to avoid both ITKOs and capacity shortage simultaneously. Accordingly, the proposed method can significantly reduce the inter-thread cache conflicts and hence improve performance. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1587/transinf.E96.D.2047 | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS |
Keywords | Field | DocType |
chip multiprocessors, shared caches, inter-thread cache conflicts, thread scheduling, cache partitioning | Cache invalidation,Cache pollution,Cache,Computer science,MESI protocol,Parallel computing,Page cache,Cache algorithms,Cache coloring,Smart Cache | Journal |
Volume | Issue | ISSN |
E96D | 9 | 1745-1361 |
Citations | PageRank | References |
1 | 0.36 | 12 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Masayuki Sato | 1 | 12 | 9.40 |
| Ryusuke Egawa | 2 | 109 | 28.68 |
| Hiroyuki Takizawa | 3 | 273 | 46.54 |
| Hiroaki Kobayashi | 4 | 108 | 14.52 |