Name
Title | ||
|---|---|---|
A 128-Bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation In Sram Bitcells |
Abstract | ||
|---|---|---|
We propose a chip identification (ID) generating scheme with random variation of transistor characteristics in SRAM bitcells. In the proposed scheme, a unique fingerprint is generated by grounding both bitlines in write operations. Through minor modifications, this scheme can be implemented for existing SRAMs. It has high speed, and it can be implemented in a very small area overhead. The generated fingerprint mainly reflects threshold voltages of load transistors in the bitcells. We fabricated test chips in a 65-nm process and obtained 12,288 sets of unique 128-bit fingerprints, which are evaluated in this paper. The failure rate of the IDs is found to be 2.1 x 10(-12). |
Year | DOI | Venue |
|---|---|---|
2012 | 10.1587/transfun.E95.A.2226 | IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES |
Keywords | Field | DocType |
SRAM, chip ID, physical unclonable function (PUF) | Voltage,Failure rate,Electronic engineering,Chip,Static random-access memory,Theoretical computer science,Fingerprint,Physical unclonable function,Transistor,Mathematics,Embedded system,128-bit | Journal |
Volume | Issue | ISSN |
E95A | 12 | 0916-8508 |
Citations | PageRank | References |
0 | 0.34 | 9 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Shunsuke Okumura | 1 | 63 | 12.54 |
| Shusuke Yoshimoto | 2 | 30 | 12.56 |
| Hiroshi Kawaguchi | 3 | 395 | 91.51 |
| Masahiko Yoshimoto | 4 | 0 | 0.34 |