Abstract | ||
---|---|---|
In embedded control applications, control-rate and energy-consumption are two critical design issues. This paper presents a series of high-speed and lowpower finite-word-length PID controllers based on a new recursive multiplication algorithm. Compared to published results into the same conditions, savings of 431% and 20% are respectively obtained in terms of control-rate and dynamic power consumption. In addition, the new multiplication algorithm generates scalable PID structures that can be tailored to the desired performance and power budget. All PIDs are implemented at RTL level as technology-independent reusable IP-cores. They are reconfigurable according to two compile-time constants: set-point word-length and latency. |
Year | DOI | Venue |
---|---|---|
2011 | 10.1007/978-3-642-24154-3_26 | PATMOS |
Keywords | Field | DocType |
scalable pid structure,new recursive multiplication algorithm,embedded control application,compile-time constant,dynamic power consumption,critical design issue,lowpower finite-word-length pid controller,rtl level,low-power pid structure,embedded application,power budget,new multiplication algorithm | Power budget,Multiplication algorithm,PID controller,Computer science,Latency (engineering),Real-time computing,Compiler,Dynamic demand,Recursion,Scalability,Embedded system | Conference |
Volume | ISSN | Citations |
6951 | 0302-9743 | 3 |
PageRank | References | Authors |
0.43 | 10 | 5 |
Name | Order | Citations | PageRank |
---|---|---|---|
Abdelkrim Kamel Oudjida | 1 | 31 | 6.05 |
Nicolas Chaillet | 2 | 118 | 23.35 |
Ahmed Liacha | 3 | 17 | 4.54 |
M. Hamerlain | 4 | 41 | 11.28 |
Mohamed L. Berrandjia | 5 | 4 | 1.13 |