Name
Title | ||
|---|---|---|
Thermal-aware logic block placement for 3D FPGAs considering lateral heat dissipation (abstract only) |
Abstract | ||
|---|---|---|
Three-dimensional (3D) integration is an attractive and promising technology to keep Moore's Law alive, whereas the thermal issue also presents a critical challenge for 3D integrated circuits. Meanwhile, accurate thermal analysis is very time-consuming and thus can hardly be incorporated into most of placement algorithms generally performing numerous iterative refinement steps. As a consequence, in this paper, we first present a fine-grained grid-based thermal model for the 3D regular FPGA architecture and also highlight that lateral heat dissipation paths can no longer be assumed negligible. Then we propose two fast thermal-aware placement algorithms for 3D FPGAs, Standard Deviation (SD) and MineSweeper (MS), in which rapid thermal evaluation instead of slow detailed analysis is utilized. Moreover, both take the lateral heat dissipation into consideration and focus on distributing heat sources more evenly within a layer in a 3D FPGA to avoid creating hotspots. Experimental results show that SD and MS achieve 12.1%/7.6% reduction in maximum temperature and 82%/56% improvement in temperature deviation compared with a classical thermal-unaware placement method only at the cost of minor increase in wirelength and delay. Moreover, MS merely consumes 4% more runtime for producing thermal-aware placement solutions. |
Year | DOI | Venue |
|---|---|---|
2012 | 10.1145/2145694.2145749 | FPGA |
Keywords | Field | DocType |
heat source,thermal-aware logic block placement,accurate thermal analysis,lateral heat dissipation,thermal issue,fine-grained grid-based thermal model,fast thermal-aware placement algorithm,classical thermal-unaware placement method,lateral heat dissipation path,rapid thermal evaluation,thermal-aware placement solution,three dimensional,thermal analysis,standard deviation | Iterative refinement,Thermal,Computer science,Parallel computing,Field-programmable gate array,Real-time computing,Logic block,Integrated circuit,Standard deviation,Thermal analysis,Grid | Conference |
Citations | PageRank | References |
0 | 0.34 | 20 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Juinn-Dar Huang | 1 | 270 | 27.42 |
| Ya-Shih Huang | 2 | 16 | 2.36 |
| Mi-Yu Hsu | 3 | 0 | 0.34 |
| Han-Yuan Chang | 4 | 0 | 0.68 |