Name
Abstract | ||
|---|---|---|
A novel architecture for the reduction of both dynamic and static power consumption of static random access memories (SRAM) is presented. The scheme is based on the segmented virtual grounding (SVGND) of the SRAM cells. Substantial leakage reduction is achieved by increasing the threshold voltage of the cell transistors through body effect. The write and read energy consumptions are reduced significantly by decreasing the bitline voltage swing and the number of bitlines affected in each transaction. Unlike recently reported low-power schemes, SVGND allows multiple words to be placed in each row while keeping the dynamic power low. This feature is achieved by introducing an additional operation mode to the SRAM cells. The architecture is implemented in a 130nm CMOS technology. Using this scheme, the read and write array energy consumption can be saved by 44% and 84% respectively. Measurement results portraits 15 times leakage reduction compared to the conventional scheme. |
Year | DOI | Venue |
|---|---|---|
2006 | 10.1145/1165573.1165635 | Tegernsee |
Keywords | Field | DocType |
novel architecture,conventional scheme,bitline voltage swing,low power sram architecture,dynamic power low,low-power scheme,energy consumption,substantial leakage reduction,segmented virtual grounding,sram cell,array energy consumption,times leakage reduction,sram,threshold voltage,cmos integrated circuits,body effect,static random access memory,cmos technology,design | Leakage (electronics),Computer science,CMOS,Static random-access memory,Electronic engineering,Dynamic demand,Energy consumption,Threshold voltage,Memory architecture,Random access | Conference |
ISBN | Citations | PageRank |
1-59593-462-6 | 4 | 0.77 |
References | Authors | |
6 | 2 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Mohammad Sharifkhani | 1 | 147 | 25.76 |
| Manoj Sachdev | 2 | 669 | 88.45 |