Name
Title | ||
|---|---|---|
Fault attack on AES via hardware Trojan insertion by dynamic partial reconfiguration of FPGA over ethernet |
Abstract | ||
|---|---|---|
We describe a novel methodology to exploit the widely used Dynamic Partial Reconfiguration (DPR) support in Field Programmable Gate Arrays (FPGAs) to implant a hardware Trojan in an Advanced Encryption Standard (AES) encryption circuit implemented on a FPGA. The DPR is performed by transferring the required partial configuration bitstream file over an Ethernet connection to the FPGA board, from an attacker's computer which can communicate with the FPGA over a network. The inserted Trojan launches a \"fault attack\" on the AES encryption circuit, which enables recovery of the secret key by standard mathematical analysis of the faulty ciphertext produced. To the best of our knowledge, this is the first reported attack which exploits DPR to break an AES hardware implementation on FPGA. Our implementation results establish this to be an extremely potent attack on AES at low hardware and computational overhead, while using the standard unlicensed FPGA design tools. |
Year | DOI | Venue |
|---|---|---|
2014 | 10.1145/2668322.2668323 | WESS |
Keywords | Field | DocType |
design,experimentation,fault attack,security,aes,hardware trojan,fpga,measurement,dynamic partial reconfiguration,gate arrays,performance,real-time and embedded systems | Hardware Trojan,Advanced Encryption Standard,FPGA prototype,Field-programmable gate array,Encryption,Ciphertext,Engineering,Trojan,Control reconfiguration,Embedded system | Conference |
Citations | PageRank | References |
10 | 0.65 | 23 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Anju P. Johnson | 1 | 39 | 5.20 |
| Sayandeep Saha | 2 | 34 | 7.52 |
| Rajat Subhra Chakraborty | 3 | 1029 | 81.56 |
| Debdeep Mukhopadhyay | 4 | 921 | 123.07 |
| Sezer Gören | 5 | 64 | 11.62 |