Abstract | ||
---|---|---|
Necessary, nonconflicting, and arbitrary assignments can be distinguished during algorithmic test pattern generation. The identification of necessary and nonconflicting assignments is algorithmic in the sense that there is no element of choice or luck in the computation, no reliance on heuristics, and no possibility of these assignments causing a backtrack if the fault is testable. This paper presents algorithms based on the mathematical properties of images and inverse images of set functions to define reduction and tendency lists in combinational logic circuits, used to identify necessary and nonconflicting assignments, respectively. Issues relating to the efficient implementation of these algorithms are addressed from both a theoretical and practical perspective. Experimental results obtained on a variety of benchmark circuits show that algorithmic assignment identification can be used to reduce or eliminate backtracking in automatic test pattern generation |
Year | DOI | Venue |
---|---|---|
1994 | 10.1109/43.275361 | Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions |
Keywords | DocType | Volume |
Boolean functions,automatic testing,combinatorial circuits,combinatorial switching,integrated circuit testing,logic testing,algorithmic assignment identification,algorithmic test pattern generation,arbitrary assignments,automatic test pattern generation,benchmark circuits,combinational logic circuits,inverse images,nonconflicting assignments,reduction,set functions,tendency lists | Journal | 13 |
Issue | ISSN | Citations |
4 | 0278-0070 | 23 |
PageRank | References | Authors |
2.03 | 13 | 2 |