Abstract | ||
---|---|---|
Digital multipliers are a major source power dissipation in digital signal processors. Array architecture is a popular technique to implement these multipliers due to its regular compact structure. High power dissipation in these structures is mainly due to the switching of a large number of gates during multiplication. In addition, much power is also dissipated due to a large number of spurious transitions on internal nodes. Timing analysis of a full adder, which is a basic building block in array multipliers, has resulted in a different array connection pattern that reduces power dissipation due to the spurious transition activity. Furthermore, this connection pattern also improves the multiplier throughput. This array pattern is based on creating a compact tiled structure, wherein the shape of a tile represents the delay through that tile. That is, a compact structure created using these tiles is nothing but a structure with high throughput. Such a temporal tiling technique can also be applied to other digital circuits. Based on our simulation studies, a temporally tiled array multiplier achieves 50% and 35% improvements in delay and power dissipation compared to a conventional array multiplier. Improvement in delay can be traded for power using voltage reduction techniques. |
Year | DOI | Venue |
---|---|---|
1999 | 10.1109/92.748208 | VLSI) Systems, IEEE Transactions |
Keywords | Field | DocType |
digital arithmetic,digital signal processing chips,logic arrays,low-power electronics,multiplying circuits,timing,digital multiplier,digital signal processor,low power array multiplier,power dissipation,temporal tiling,timing analysis | Voltage reduction,Digital electronics,Adder,Computer science,Digital signal processor,Multiplier (economics),Electronic engineering,Static timing analysis,Integrated circuit,Low-power electronics | Journal |
Volume | Issue | ISSN |
7 | 1 | 1063-8210 |
Citations | PageRank | References |
20 | 2.02 | 1 |
Authors | ||
3 |
Name | Order | Citations | PageRank |
---|---|---|---|
s s mahantshetti | 1 | 22 | 2.41 |
Balsara, P.T. | 2 | 297 | 58.67 |
Carl Lemonds | 3 | 39 | 4.53 |