Name
Abstract | ||
|---|---|---|
Three-Dimensional (3D) Integrated Circuits (ICs) that integrate die with Through-Silicon Vias (TSVs) promise to continue system and functionality scaling beyond the traditional geometric 2D device scaling. 3D integration also improves the performance of ICs by reducing the communication time between different chip components through the use of short TSV-based vertical wires. This reduction is particularly attractive in processors where it is desirable to reduce the access time between the main logic die and the L2 cache or the main memory die. Process variations in 2D ICs lead to a drop in parametric yield (as measured by speed, leakage and sales profits), which forces manufacturers to speed bin their chips and to sell slow chips at reduced prices. In this paper we develop a model to quantify the impact of process variations on the parametric yield of 3D ICs, and then we propose a number of integration strategies that use a graph-theoretic framework to maximize the performance, parametric yield and profits of 3D ICs. Comparing our proposed strategies to current yield-oblivious methods, it is demonstrated that it is possible to increase the number of 3D ICs in the fastest speed bins by almost 2x, while simultaneously reducing the number of slow ICs by 29.4%. This leads to an improvement in performance by up to 6.45% and an increase of about 12.48% in total sales revenue using up-to-date market price models.
|
Year | DOI | Venue |
|---|---|---|
2007 | 10.1109/ICCAD.2007.4397269 | San Jose, CA |
Keywords | Field | DocType |
graph theory,integrated circuit design,logic design,3D IC parametric yield,3D IC profit,3D integrated circuit,L2 cache,chip component,geometric 2D device scaling,graph theory,logic die,main memory die,market price model,process variation,through-silicon vias | Logic synthesis,Access time,CPU cache,Computer science,Electronic engineering,Chip,Integrated circuit design,Parametric statistics,Process variation,Integrated circuit | Conference |
ISSN | ISBN | Citations |
1092-3152 E-ISBN : 978-1-4244-1382-9 | 978-1-4244-1382-9 | 23 |
PageRank | References | Authors |
1.80 | 26 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Cesare Ferri | 1 | 23 | 1.80 |
| Sherief Reda | 2 | 1283 | 92.25 |
| Bahar, R.I. | 3 | 56 | 4.90 |