Name
Abstract | ||
|---|---|---|
Recent advances in field programmable gate array (FPGA) technology are bound to make FPGAs a popular platform for battery powered devices. Many applications of such devices are mission critical and require the use of cryptographic algorithms to provide the desired security. However, differential power analysis (DPA) attacks pose a sever threat against otherwise secure cryptographic implementations. Current techniques to defend against DPA attacks such as dynamic differential logic (DDL) lead to an increase in area consumption of factor five or more. In this paper we show that moderate security against DPA attacks can be achieved for FPGAs using DDL resulting in an area increase of not much more than a factor two over standard FPGA implementations. Our design flow requires only FPGA design tools and some scripts. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1109/FPL.2009.5272260 | Prague |
Keywords | Field | DocType |
cryptography,field programmable gate arrays,DPA resistance,FPGA,battery powered device,cryptographic algorithm,differential power analysis,dynamic differential logic,field programmable gate array | Power analysis,Logic gate,Cryptography,Computer science,Parallel computing,Field-programmable gate array,Algorithm,Implementation,Design flow,Mission critical,Multiplexing,Embedded system | Conference |
ISSN | ISBN | Citations |
1946-1488 E-ISBN : 978-1-4244-3892-1 | 978-1-4244-3892-1 | 7 |
PageRank | References | Authors |
0.62 | 14 | 2 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Rajesh Velegalati | 1 | 7 | 0.62 |
| Jens-Peter Kaps | 2 | 430 | 37.83 |