Name
Abstract | ||
|---|---|---|
This paper investigates the use of logic implication checkers for the online detection of errors. A logic implication, or invariant relationship, must hold for all valid input conditions; therefore, any violation of this implication will indicate an error due to an intermittent fault. Techniques are presented to efficiently identify the most useful logic implications to include in checker hardware such that the probability of error detection is maximized while minimizing the additional hardware and delay overhead. Results show that significant error detection is possible--even with only a 10% area overhead--while minimizing impact on delay and power. |
Year | DOI | Venue |
|---|---|---|
2010 | 10.1109/TCAD.2010.2043590 | Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions |
Keywords | DocType | Volume |
fault diagnosis,logic circuits,cost effective approach,intermittent fault,logic implication checkers,online error detection,probability of error detection,Fault detection,implications,invariance,online error detection,reliability | Journal | 29 |
Issue | ISSN | Citations |
5 | 0278-0070 | 16 |
PageRank | References | Authors |
0.84 | 40 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Alves, N. | 1 | 16 | 0.84 |
| Buben, A. | 2 | 16 | 0.84 |
| K. Nepal | 3 | 96 | 10.42 |
| Jennifer Dworak | 4 | 132 | 11.63 |