Name
Title | ||
|---|---|---|
Thermal-electrical co-optimisation of floorplanning of three-dimensional integrated circuits under manufacturing and physical design constraints |
Abstract | ||
|---|---|---|
Although the stacking of multiple strata to produce three-dimensional (3D) integrated circuits (ICs) improves interconnect length and hence reduces power and latency, it also results in the exacerbation of the thermal management challenge owing to the increased power density. There is a need for design tools to understand and optimise the trade-off between electrical and thermal design at the device and block levels. This study presents results from thermal-electrical co-optimisation for block-level floorplanning in a multi-die 3D IC under various manufacturing and physical design constraints. A method for temperature computation based on linearity of the governing energy equation is presented. This method is combined with previously reported electrical delay models for 3D ICs to simultaneously optimise both the maximum temperature and the interconnect length. It is shown that co-optimisation of thermal and electrical objectives results in a floorplan that is attractive from both perspectives. Physical design constraints because of cost-effective 3D manufacturing such as using fully or partly identical dies using reciprocal design symmetry (RDS), differentiated technology in each die and thinned die/wafer are discussed and their impact on the thermal-electrical co-optimisation is investigated. In some cases, the cheapest manufacturing choice, such as using identical die, for each layer may not result in optimal thermal and electrical design. Results presented in this work highlight the need for thermal and electrical co-design in multi-strata microelectronics, and for reconciling manufacturing and design considerations in order to develop practical design tools for 3D ICs. |
Year | DOI | Venue |
|---|---|---|
2011 | 10.1049/iet-cdt.2009.0107 | Computers & Digital Techniques, IET |
Keywords | DocType | Volume |
integrated circuit layout,optimisation,thermal management (packaging),three-dimensional integrated circuits,3D manufacturing,block-level floorplanning,electrical delay models,energy equation,interconnect length,manufacturing constraints,multidie 3D IC,physical design constraints,power density,reciprocal design symmetry,thermal management,thermal-electrical co-optimisation,three-dimensional integrated circuits | Journal | 5 |
Issue | ISSN | Citations |
3 | 1751-8601 | 2 |
PageRank | References | Authors |
0.42 | 9 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ankur Jain | 1 | 33 | 3.08 |
| Syed M. Alam | 2 | 176 | 20.47 |
| Scott Pozder | 3 | 2 | 0.42 |
| Robert E. Jones | 4 | 2 | 0.42 |