Title
Performance-driven architectural synthesis for distributed register-file microarchitecture considering inter-island delay
Abstract
In deep-submicron era, wire delay is becoming the bottleneck while pursuing high system clock speed. Several distributed register (DR) architectures are proposed to cope with this problem by keeping most wires local. In this paper, we propose the distributed register-file microarchitecture with inter-island delay (DRFM-IID). With such delay consideration, synthesis task is inherently more complicated than the one with no inter-island delay concern since uncertain interconnect latency is very likely to make a serious impact on whole system performance. Hence we also develop a performance-driven architectural synthesis framework targeting DRFM-IID, which takes the number of inter-island transfers, transfer criticality and resource utilization into account for better optimization outcomes. The experimental results show that the latency and the number of inter-cluster transfers can be reduced by 26.9% and 37.5% on average; and the latter is a common indicator for power consumption of on-chip communication.
Year
DOI
Venue
2012
10.1109/VDAT.2010.5496717
VLSI Design Automation and Test
Keywords
DocType
Volume
circuit optimisation,integrated circuit interconnections,integrated circuit layout,microprocessor chips,deep-submicron era,distributed register-file microarchitecture,interconnect latency,interisland delay,interisland transfers,on-chip communication,optimization outcomes,performance-driven architectural synthesis,power consumption,resource utilization,system clock speed,transfer criticality,wire delay,field programmable gate arrays,system on a chip,chip,design automation,microarchitecture,system performance,register file,minimization,logic
Journal
95-A
Issue
ISSN
ISBN
2
0916-8508
978-1-4244-5271-2
Citations 
PageRank 
References 
3
0.43
27
Authors
5
Name
Order
Citations
PageRank
Juinn-Dar Huang127027.42
Chia-I Chen2132.02
Wan-Ling Hsu350.82
Yen-Ting Lin462.27
Jing-Yang Jou568188.55