Name
Abstract | ||
|---|---|---|
The evolution of technology into deep submicron domains leads to increasingly complex timing closure problems to design multiprocessor systems. One natural alternative is to resort to the globally asynchronous, locally synchronous paradigm (GALS). This work proposes a generic architecture for very low power- and area-overhead local clock generators (LCG) to drive individual modules of a multiprocessor, e.g. network on chip routers and other elements. As main original contribution it details the design of a digitally controlled oscillator (DCO), the core of the clock generator architecture. This DCO can produce at least 16 distinct frequencies between 117 MHz and 1 GHz and supports clock gating and glitch-free frequency changes. Its design is robust to PVT variations and takes less than 1000 µm
<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>
. |
Year | DOI | Venue |
|---|---|---|
2015 | 10.1109/LASCAS.2015.7250444 | 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS) |
Keywords | Field | DocType |
Local clock generator,LCG,PVT,MPSoCs | Digitally controlled oscillator,Clock generator,Asynchronous communication,Clock gating,Computer science,Clock domain crossing,Network on a chip,Electronic engineering,Synchronous circuit,Digital clock manager | Conference |
ISSN | Citations | PageRank |
2330-9954 | 0 | 0.34 |
References | Authors | |
7 | 5 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Guilherme Heck | 1 | 9 | 1.74 |
| Leandro S. Heck | 2 | 9 | 1.93 |
| Matheus T. Moreira | 3 | 104 | 19.98 |
| Fernando Moraes | 4 | 720 | 43.62 |
| Ney Calazans | 5 | 697 | 43.13 |