Name
Title | ||
|---|---|---|
Maximal Delay Reduction for RLC-Based Multi-Source Multi-Sink Bus with Repeater Insertion |
Abstract | ||
|---|---|---|
Signal propagation delay on a multi-source multi-sink bidirectional bus has a dominant effect on high-performance chips. This work presents a novel greedy algorithm that minimizes the critical propagation delay of an RLC-based bus. Based on the topology of a multi-source multi-sink bus and the RLC delay model, the proposed algorithm inserts signal repeaters into the critical path of the RLC-based bus and adjusts their sizes to minimize the maximal propagation delay. This procedure is repeated until no additional improvement is needed. Several buses with various topologies are tested using the proposed algorithm in deep submicron technologies. Experimentally, the critical delay in an RLC-based bus can be reduced dramatically by up to 62.4% with inserted repeater sizes of 24 and execution time of 1.65 s on average. Moreover, average delay reduction, repeater sizes, and running time for 0.18 μm technology are 5.8%, 6.4%, and 26.2%, respectively, better than those of 0.35 μm. Additionally, the topologies of all of the RLC-based buses with inserted repeaters in deep submicron technologies are simulated using HSPICE. The error ratio in the critical delay of a bus with inserted repeaters determined by comparison with HSPICE is 2.7% on average. The proposed algorithm is simple and extremely practical. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1007/s00034-009-9132-5 | Circuits, Systems, and Signal Processing |
Keywords | DocType | Volume |
Multi-source multi-sink bus, RLC delay model, Repeater insertion, Propagation delay | Journal | 28 |
Issue | ISSN | Citations |
6 | 1531-5878 | 0 |
PageRank | References | Authors |
0.34 | 10 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Chia-chun Tsai | 1 | 109 | 23.04 |
| Jan-ou Wu | 2 | 12 | 4.53 |
| Trong-yen Lee | 3 | 98 | 20.70 |