Name
Abstract | ||
|---|---|---|
AbstractThe paper presents a novel 8T SRAM cell with access pass gates replaced with modified PMOS pass transistor logic. In comparison to 6T SRAM cell, the proposed cell achieves 3.5x higher read SNM and 2.4x higher write SNM with 16.6% improved SINM (static current noise margin) distribution at the expense of 7x lower WTI (write trip current) at 0.4V power supply voltage, while maintaining similar stability in hold mode. The proposed 8T SRAM cell shows improvements in terms of 7.735x narrower spread in average standby power, 2.61x less in average TWA (write access time), and 1.07x less in average TRA (read access time) at supply voltage varying from 0.3V to 0.5V as compared to 6T SRAM equivalent at 45 nm technology node. Thus, comparative analysis shows that the proposed design has a significant improvement, thereby achieving high cell stability at 45nm technology node. |
Year | DOI | Venue |
|---|---|---|
2015 | 10.1155/2015/749816 | Periodicals |
Field | DocType | Volume |
Leakage (electronics),Access time,Pass transistor logic,Standby power,Computer science,Voltage,Real-time computing,Static random-access memory,Subthreshold conduction,PMOS logic | Journal | 2015 |
Issue | ISSN | Citations |
1 | 1687-7195 | 0 |
PageRank | References | Authors |
0.34 | 13 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Priya Gupta | 1 | 0 | 0.34 |
| Anu Gupta | 2 | 8 | 3.99 |
| Abhijit R. Asati | 3 | 13 | 5.70 |