Name
Abstract | ||
|---|---|---|
A 6-bit flash analog-to-digital converter (ADC) using reference-voltage-interpolated calibration to improve linearity and reduce power dissipation is presented. In the ADC, the digital calibration logic employs the successive approximation algorithm and the minimized residue algorithm to determine precise calibration levels. Implemented by a 90-nm CMOS process, the proposed ADC can achieve a signal-to-noise-and-distortion ratio of 36 dB for a low input frequency and 33.5 dB for a Nyquist-rate input frequency at a 2-GS/s sampling rate. The peaks of integral and differential nonlinearities after calibration are 0.36 and 0.42 least significant bit, respectively. The power consumption is 25 mW at 2 GS/s from a 1.2 V supply. The core area is $0.32~{\\mathrm{ mm}} \\times 0.62$ mm, and the figure of merit is 0.34 pJ/conversion step. |
Year | DOI | Venue |
|---|---|---|
2016 | 10.1109/TVLSI.2015.2478835 | IEEE Trans. VLSI Syst. |
Keywords | Field | DocType |
Calibration,Transistors,Resistors,Interpolation,Ash,Capacitance,Approximation algorithms | Control theory,Linearity,Sampling (signal processing),Interpolation,Voltage reference,Figure of merit,Flash ADC,Electronic engineering,Successive approximation ADC,Mathematics,Calibration | Journal |
Volume | Issue | ISSN |
24 | 5 | 1063-8210 |
Citations | PageRank | References |
2 | 0.40 | 19 |
Authors | ||
2 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Hsuan-Yu Chang | 1 | 6 | 0.85 |
| Ching-Yuan Yang | 2 | 227 | 36.15 |