Title
Evaluation and mitigation of aging effects on a digital on-chip voltage and temperature sensor
Abstract
Power efficiency is a tremendous challenge for high performance embedded systems under energy constraints. Fine grain Dynamic Voltage and Frequency Scaling approaches are usually implemented in order to meet these conflicting objectives. Moreover, these techniques can be improved if local and on-the-fly monitoring of the dynamic variations is performed. A low-cost onchip general purpose sensor associated with an appropriate data fusion technique has been recently developed in order to monitor local temperature and voltage conditions. However, reliability has become a major concern as the technology scales below 40nm. The aging variation is not anymore negligible and must be taken into account during the monitor design and operation. This paper revisits such a sensor under both BTI and HCI aging effects in 28nm STMicroelectronics technology. A simple recalibration method is also proposed to mitigate the aging effects on the VT estimation.
Year
DOI
Venue
2015
10.1109/PATMOS.2015.7347595
2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)
Keywords
Field
DocType
digital sensors,low-power architecture,temperature,voltage drop,aging,BTI,HCI
Electrical efficiency,Digital sensors,General purpose,Computer science,Voltage,Voltage drop,Electronic engineering,Sensor fusion,Frequency scaling,Electrical engineering
Conference
ISSN
Citations 
PageRank 
2474-5456
0
0.34
References 
Authors
9
6
Name
Order
Citations
PageRank
Mauricio Altieri131.80
Suzanne Lesecq211120.60
Diego Puschini37110.76
Olivier Héron4528.47
Edith Beigne553652.54
Jorge Rodas600.34