Name
Abstract | ||
|---|---|---|
A novel level-up shifter with dual supply voltage is proposed. The proposed design significantly reduces the short circuit current in conventional cross-coupled topology, improving the transient power consumption. Compared with the bootstrapping technique, the proposed circuit consumes significantly less area, making it more practical for ICs with a large number of supply voltages. The minimum power-delay product (PDP) for each level shifter is analyzed and compared. Worst-case corner analysis is performed for transient power, delay, and leakage power. The dependence of power and delay on input supply voltage level is also investigated for each topology. Simulation results demonstrate 43% and 36% reduction in, respectively, transient power and leakage power as compared to cross-coupled level shifter, while consuming 9.5% and 79.5% less physical area than, respectively, cross-coupled and bootstrapping techniques. |
Year | Venue | Field |
|---|---|---|
2015 | 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | Bootstrapping,Computer science,Voltage,Leakage power,Electronic engineering,Short circuit,Logic level,Transient analysis,MOSFET,Electrical engineering,Power consumption |
DocType | ISSN | Citations |
Conference | 0271-4302 | 2 |
PageRank | References | Authors |
0.39 | 11 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Weicheng Liu | 1 | 3 | 1.77 |
| Emre Salman | 2 | 11 | 1.98 |
| Can Sitik | 3 | 15 | 3.80 |
| Baris Taskin | 4 | 227 | 40.82 |