Name
Abstract | ||
|---|---|---|
In this paper, we present a method for diagnosing gate delay faults in synchronous sequential circuits. This method is an outgrowth of our previous work on delay fault diagnosis in combinational circuits, and is therefore based on a path tracing algorithm appropriate for sequential circuits. Input data for diagnosis are (1) the gate level description of the circuit, (2) the set of test sequences, and (3) the set of failing patterns and failing outputs provided by the tester. Output data are a set of potential fault locations. In order to correctly interpret the tester results, and avoid multiple fault effects and self-masking problems during diagnostic processing, each test sequence is considered under different combinations of slow and fast clock cycles (slow clock test methodology). Experimental results are given to show the feasibility, reliability and efficiency of the diagnosis method. |
Year | DOI | Venue |
|---|---|---|
1995 | 10.1109/EDTC.1995.470350 | ED&TC |
Field | DocType | ISSN |
Stuck-at fault,Automatic test pattern generation,Sequential logic,Propagation delay,Path tracing,Computer science,Test sequence,Algorithm,Real-time computing,Electronic engineering,Combinational logic,Synchronous circuit | Conference | 1066-1409 |
ISBN | Citations | PageRank |
0-8186-7039-8 | 3 | 0.50 |
References | Authors | |
14 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| P. Girard | 1 | 478 | 41.91 |
| Christian Landrault | 2 | 200 | 19.16 |
| Serge Pravossoudovitch | 3 | 243 | 24.82 |
| B. Rodriguez | 4 | 3 | 0.50 |