Title
Experimental Validation of a Faithful Binary Circuit Model
Abstract
Fast digital timing simulations based on continuous-time, digital-value circuit models are an attractive and heavily used alternative to analog simulations. Models based on analytic delay formulas are particularly interesting here, as they also facilitate formal verification and delay bound synthesis of complex circuits. Recently, Függer et al. (arXiv:1406.2544 [cs.OH]) proposed a circuit model based on so-called involution channels. It is the first binary circuit model that realistically captures solvability of short-pulse filtration, a non-trivial glitch propagation problem related to building one-shot inertial delays. In this work, we address the question of whether involution channels also accurately model the delay of real circuits. Using both Spice simulations and physical measurements, we confirm that modeling an inverter chain by involution channels accurately describes reality. We also demonstrate that transitions in vanishing pulse trains are accurately predicted by the involution model. For our Spice simulations, we used both UMC-90 and UMC-65 technology, with varying supply voltages from nominal down to near sub-threshold range. The measurements were performed on a special-purpose UMC-90 ASIC that combines an inverter chain with low-intrusive high-speed on-chip analog amplifiers.
Year
DOI
Venue
2015
10.1145/2742060.2742081
ACM Great Lakes Symposium on VLSI
DocType
Citations 
PageRank 
Conference
2
0.43
References 
Authors
10
6
Name
Order
Citations
PageRank
Robert Najvirt120.43
Ulrich Schmid212717.24
Michael Hofbauer3125.72
Matthias Függer416721.14
Thomas Nowak521.11
Kurt Schweiger6133.74