Name
Abstract | ||
|---|---|---|
System reliability has become a key design aspect for computer systems due to the aggressive technology miniaturization. Errors are typically dominated by transient faults due to radiation and are strongly related to the technology used to build hardware. However, there is a lack of detailed methodologies to model and fairly compare Soft Error Rates (SER) across different advanced technologies. This work first describes a common methodology that from (1) technology models, (2) location (latitude, longitude and altitude), (3) operating conditions and (4) circuit descriptions (i.e. SRAM, latches, logic gates) can obtain accurate Soft Error Rates. Then, we use it to characterize soft errors through current and future technologies. Results at the technology layer show that new technologies, such as FinFET and SOI, can reduce SER up to 100× while the location can increase SER up to 650×. |
Year | Venue | Keywords |
|---|---|---|
2016 | DATE | soft error rates,system reliability,SER,FinFET technology,SOI technology |
Field | DocType | ISSN |
Logic gate,Soft error,Computer science,Software fault tolerance,Static random-access memory,Electronic engineering,Real-time computing,Error detection and correction,Emerging technologies,Miniaturization,Reconfigurable computing | Conference | 1530-1591 |
Citations | PageRank | References |
2 | 0.36 | 10 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Marc Riera | 1 | 22 | 2.54 |
| Ramon Canal | 2 | 756 | 50.02 |
| Jaume Abella | 3 | 1046 | 76.34 |
| Antonio González | 4 | 3178 | 229.66 |