Name
Title | ||
|---|---|---|
Discrete-time modelling and experimental validation of an All-Digital PLL for clock-generating networks |
Abstract | ||
|---|---|---|
In this paper, we derive a mathematical model of an All-Digital Phase-Locked Loop (ADPLL) employing a time-to-digital phase detector. The model we suggest represents a nonlinear discrete-time map and provides significant benefits for the simulation of a single PLL, a network of PLLs or their design. In particular, the model allows us to take into account the jitter of the reference and local clocks and other noises. The mathematical model (the map) is then compared with a behavioural model implemented in MATLAB Simulink and displays identical results. The simulation of the mathematical and behavioural models are further compared with experimental measurements of a 65nm CMOS ADPLL and show a good agreement. |
Year | DOI | Venue |
|---|---|---|
2016 | 10.1109/NEWCAS.2016.7604784 | 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS) |
Keywords | DocType | ISSN |
discrete-time modelling,clock-generating networks,mathematical model,all-digital phase-locked loop,ADPLL,time-to-digital phase detector,nonlinear discrete-time map,Matlab Simulink,CMOS ADPLL,single PLL simulation,size 65 nm | Conference | 2472-467X |
ISBN | Citations | PageRank |
978-1-4673-8901-3 | 1 | 0.38 |
References | Authors | |
6 | 6 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Eugene Koskin | 1 | 1 | 0.38 |
| Elena Blokhina | 2 | 27 | 19.12 |
| Chuan Shan | 3 | 12 | 3.55 |
| Eldar Zianbetov | 4 | 33 | 7.71 |
| Orla Feely | 5 | 90 | 25.65 |
| Dimitri Galayko | 6 | 81 | 26.41 |