Name
Abstract | ||
|---|---|---|
Flash memory is widely used in mobile phones to store contact information, application files, and other types of data. In an operating system, the buffer cache keeps the I/O blocks in dynamic random access memory (DRAM) to reduce the slow flash accesses. However, in smartphones, we observed two issues which reduce the benefits of the buffer cache. First, a large number of synchronous writes force writing the data from the buffer cache to flash frequently. Second, the large amount of I/O accesses from background applications diminishes the buffer cache efficiency of the foreground application, which degrades the quality-of-service (QoS). In this article, we propose a buffer cache architecture with hybrid DRAM and phase change memory (PCM) memory, which improves the I/O performance and QoS for smartphones. We use a DRAM first-level buffer cache to provide high buffer cache performance and a PCM last-level buffer cache to reduce the impact of frequent synchronous writes. Based on the proposed hierarchical buffer cache architecture, we propose a sub-block management and background flush to reduce the impact of the PCM write limitation and the dirty block write-back overhead, respectively. To improve the QoS, we propose a least-recently-activated first replacement policy (LRA) to keep the data from the applications that are most likely to become the foreground one. The experimental results show that with the proposed mechanisms, our hierarchical buffer cache can improve the I/O response time by 20% compared to the conventional buffer cache. The proposed LRA can improve the foreground application performance by 1.74x compared to the conventional CLOCK policy. |
Year | DOI | Venue |
|---|---|---|
2017 | 10.1145/2979143 | ACM Transactions on Design Automation of Electronic Systems (TODAES) |
Keywords | Field | DocType |
Buffer cache,smartphone,phase change memory (PCM) | Cache invalidation,Cache pollution,Computer science,Cache,CPU cache,Parallel computing,Cache algorithms,Page cache,Write buffer,Real-time computing,Cache coloring,Operating system | Journal |
Volume | Issue | ISSN |
22 | 2 | 1084-4309 |
Citations | PageRank | References |
0 | 0.34 | 11 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ye-Jyun Lin | 1 | 10 | 1.54 |
| Chia-Lin Yang | 2 | 1033 | 76.39 |
| Hsiang-Pang Li | 3 | 123 | 9.54 |
| Cheng-Yuan Michael Wang | 4 | 118 | 5.29 |