Paper Info
Title
A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory.
Abstract
Recent trends of increasing core-count and bandwidth/memory wall have motivated researchers to explore novel memory technologies for designing processor components such as cache, register file, shared memory, and so on. Domain-wall memory (DWM), also known as racetrack memory, is a promising emerging technology due to its non-volatility and very high density. However, use of DWM presents challenges due to characteristics of both DWM itself (e.g., requirement of shift operations, variable latency) and processor components. Recently, several techniques have been proposed to address these challenges. This article presents a survey of architectural techniques for using DWM for designing components in both CPU and GPU. We discuss techniques related to performance, energy, and reliability and also discuss works that compare DWM with other memory technologies. We also highlight the opportunities and obstacles in using DWM for designing processor components. This survey is expected to spark further research in this area and be useful for researchers, chip designers, and computer architects.
Year
DOI
Venue
2016
10.1145/2994550
JETC
Keywords
Field
DocType
Review,domain-wall memory,shift operations,reliability,performance,energy,cache,CPU,GPU
Semiconductor memory,Computer architecture,Uniform memory access,Shared memory,Computer science,Cache,Distributed memory,Memory map,Flat memory model,Racetrack memory,Embedded system
Journal
Volume
Issue
ISSN
13
2
1550-4832
Citations 
PageRank 
References 
6
0.62
31
Authors
1
Name
Order
Citations
PageRank
Sparsh Mittal181750.36