Name
Abstract | ||
|---|---|---|
Recent research proposals on DRAM caches with conventional allocation units (64 or 128 bytes) as well as large allocation units (512 bytes to 4KB) have explored ways to minimize the space/latency impact of the tag store and maximize the effective utilization of the bandwidth. In this article, we study sectored DRAM caches that exercise large allocation units called sectors, invest reasonably small storage to maintain tag/state, enable space- and bandwidth-efficient tag/state caching due to low tag working set size and large data coverage per tag element, and minimize main memory bandwidth wastage by fetching only the useful portions of an allocated sector. However, the sectored caches suffer from poor space utilization, since a large sector is always allocated even if the sector utilization is low. The recently proposed Unison cache addresses only a special case of this problem by not allocating the sectors that have only one active block. We propose Micro-sector cache, a locality-aware sectored DRAM cache architecture that features a flexible mechanism to allocate cache blocks within a sector and a locality-aware sector replacement algorithm. Simulation studies on a set of 30 16-way multi-programmed workloads show that our proposal, when incorporated in an optimized Unison cache baseline, improves performance (weighted speedup) by 8%, 14%, and 16% on average, respectively, for 1KB, 2KB, and 4KB sectors at 128MB capacity. These performance improvements result from significantly better cache space utilization, leading to 18%, 21%, and 22% average reduction in DRAM cache read misses, respectively, for 1KB, 2KB, and 4KB sectors at 128MB capacity. We evaluate our proposal for DRAM cache capacities ranging from 128MB to 1GB. |
Year | DOI | Venue |
|---|---|---|
2017 | 10.1145/3046680 | TACO |
Keywords | Field | DocType |
DRAM cache,sectored cache,space utilization | Cache invalidation,Cache pollution,Computer science,Cache,Parallel computing,Page cache,Real-time computing,Cache algorithms,Cache coloring,Bus sniffing,Smart Cache,Operating system | Journal |
Volume | Issue | ISSN |
14 | 1 | 1544-3566 |
Citations | PageRank | References |
1 | 0.35 | 23 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Mainak Chaudhuri | 1 | 300 | 18.86 |
| Mukesh Agrawal | 2 | 1 | 0.35 |
| Jayesh Gaur | 3 | 108 | 6.98 |
| Sreenivas Subramoney | 4 | 127 | 13.60 |