Name
Title | ||
|---|---|---|
Primitive Instantiation Based Fault Localization Circuitry for High Performance FPGA Designs. |
Abstract | ||
|---|---|---|
The ever increasing demand to push the envelope for achieving superlative metrics of VLSI circuit performance along with denser logic packing and miniaturization of device dimensions, has rendered FPGAs to be more vulnerable to reliability hazards. This has led to reducing of the reliability and lifetime of VLSI chips. In this paper, we have proposed certain circuit techniques which comes along with the original design, to detect the presence of faulty FPGA logic slices, without significant compromise in performance. Primitive instantiation and constrained placement based approach was adopted for the circuit realizations to facilitate tracing of the exact faulty location, so that the faulty zones may be conveniently bypassed for fault-free circuit operation. |
Year | DOI | Venue |
|---|---|---|
2017 | 10.1007/978-981-10-7470-7_57 | Communications in Computer and Information Science |
Keywords | Field | DocType |
Carry chain,Look-Up Table,Fault localization,FPGA,Primitive instantiation | Lookup table,Computer science,Superlative,Field-programmable gate array,Electronic engineering,Miniaturization,Circuit performance,Computer hardware,Very-large-scale integration,Tracing | Conference |
Volume | ISSN | Citations |
711 | 1865-0929 | 0 |
PageRank | References | Authors |
0.34 | 8 | 2 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ayan Palchaudhuri | 1 | 11 | 7.67 |
| Anindya Sundar Dhar | 2 | 97 | 26.09 |