Name
Abstract | ||
|---|---|---|
Functional verification is an important aspect of electronic design automation. Traditionally, simulation at the register transfer-level has been the mainstream functional verification approach. Formal verification and various static analysis checkers have been used to complement specific corners of logic simulation. However, as the size of IC designs grow exponentially, all the above approaches fail to scale with the design growth. In recent years, logic emulation have gained popularity in functional verification, partly due to their performance and scalability benefits. There are two main approaches to logic emulation: ASIC and commercial field-programmable gate array (FPGA). In this paper, we focus on commercial FPGA based logic emulation and present various challenging problems in this area for the academic community.
|
Year | DOI | Venue |
|---|---|---|
2018 | 10.1145/3177540.3177542 | ISPD |
Keywords | Field | DocType |
Logic emulation, field-programmable gate array | Functional verification,Mathematical optimization,Computer science,Field-programmable gate array,Application-specific integrated circuit,Electronic design automation,Gate array,Logic simulation,Formal verification,Embedded system,Scalability | Conference |
ISBN | Citations | PageRank |
978-1-4503-5626-8 | 4 | 0.44 |
References | Authors | |
7 | 2 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| William N. N. Hung | 1 | 304 | 34.98 |
| R. Sun | 2 | 7 | 1.89 |