Name
Abstract | ||
|---|---|---|
Nowadays, the development of the Fast Fourier Transform (FFT) remains of a great importance due to its substantial role in the field of signal processing and imagery. This latter still attracts the attention of several researchers around the globe. In this paper, an optimized design of the FFT using the radix-2 algorithm, 32 point is proposed. The developed architecture was implemented using an FPGA regarding its flexibility as well as its parallelism and its computational speed. Though, the material resources of the FPGA are limited, particularly the integrated DSP blocks, a new calculation approach was introduced during the VHDL description with the aim to reduce the necessary number of multiplication operation. The experimental validation of the adopted architecture was realized using a Virtex 6, where the numerical synthesis and the post and route described in VHDL was realized using ISE Design Suite 14.7. |
Year | DOI | Venue |
|---|---|---|
2018 | 10.1109/ATSIP.2018.8364454 | 2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP) |
Keywords | Field | DocType |
32 point FFT,radix-2,FPGA,DSP,multiplication operation | Signal processing,Digital signal processing,Suite,Computer science,Field-programmable gate array,Fast Fourier transform,Multiplication,Virtex,VHDL,Computer hardware | Conference |
ISBN | Citations | PageRank |
978-1-5386-5240-4 | 0 | 0.34 |
References | Authors | |
2 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Tarek Belabed | 1 | 0 | 0.34 |
| Sabeur Jemmali | 2 | 0 | 0.34 |
| Chokri Souani | 3 | 41 | 8.75 |