Name
Abstract | ||
|---|---|---|
The performance of non-invasive Brain-Computer Interface (BCI) depends on the computing performance of the system which solves the inverse problem. So the number of basic operations computed per second determines the BCIu0027s resolution. An architecture with pipelined and parallelized flow is then required, and each operator in this architecture must be optimised to reach the highest possible computing performance. This paper presents the implementation of a fixed-point reciprocal and an inverse square root operators for the STMicroelectronics 65 nm CMOS technology. This paper follows previous works that optimise these operators on FPGA target. Each operator reaches a computing performance of about 40 Gop/s/mm 2 , which improves the literature results by a factor of 5. Thus, this works fits well for portable and high performance BCI applications. |
Year | Venue | Field |
|---|---|---|
2018 | ISCAS | Fast inverse square root,Computer science,Field-programmable gate array,Electronic engineering,Application-specific integrated circuit,CMOS,Computational science,Operator (computer programming),Inverse problem,Fixed point,Memory architecture |
DocType | Citations | PageRank |
Conference | 0 | 0.34 |
References | Authors | |
0 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Erwan Libessart | 1 | 0 | 0.34 |
| Matthieu Arzel | 2 | 69 | 15.10 |
| Cyril Lahuec | 3 | 29 | 9.17 |
| F. P. Andriulli | 4 | 7 | 5.65 |