Paper Info
Title
Real Chip Evaluation Of A Low Power Cgra With Optimized Application Mapping
Abstract
Even though many optimization methods for CGRAs (Coarse-Grained Reconfigurable Architectures) have been proposed, aggressive power optimization still remains a complex problem to be solved. Moreover, the developments of these methods have mainly been proven on the basis of simulations. Therefore, the questions remains whether they can be applied for a real chip. Here, we consider a real implemented low power CGRA called CCSOTB2, and explore the possibility of the power reduction for this design. This paper proposes to use a metaheuristic method to optimize the power while considering all configurable factors of the CGRA, especially the mapping of an application. This methodology can generate mappings with their related pipeline structure and body bias control automatically. Optimized configurations to use on the real chip are obtained with this methodology and allow to measure the power consumption. The experimental results show a power reduction of 14.2% in average, when compared to a previously-used mapping method which cannot consider body bias and pipeline structure. In addition, the proposed method enables users to select a mapping from various solutions depending on performance requirement and trade-off possibilities (e.g. throughput vs power consumption).
Year
DOI
Venue
2018
10.1145/3241793.3241806
HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES
Field
DocType
Citations 
Performance requirement,Power optimization,Internal medicine,Cardiology,Field-programmable gate array,Chip,Throughput,Medicine,Power consumption,Metaheuristic,Embedded system
Conference
2
PageRank 
References 
Authors
0.46
6
6
Name
Order
Citations
PageRank
Takuya Kojima1177.91
naoki ando293.22
Yusuke Matshushita320.46
Hayate Okuhara4115.98
Ng. Anh Vu Doan530.86
Hideharu Amano61375210.21