Name
Title | ||
|---|---|---|
Tolerating Write Disturbance Errors in PCM: Experimental Characterization, Analysis, and Mechanisms |
Abstract | ||
|---|---|---|
Constant technology scaling has enabled modern computing systems to achieve high degrees of thread-level parallelism, making the design of a highly scalable and dense main memory subsystem a major challenge, especially for data-intensive workloads. While during the past three decades DRAM has been widely used as the dominant technology to build main memory, it faces serious scalability and power consumption problems at sub-micron scales. Phase Change Memory (PCM) has been proposed as one of the most promising technologies to replace DRAM in future computing systems, because of its short access latency and high scalability. However, PCM has some reliability problems below 20nm technology. As the cell size scales down, the thermal-disturbance between the cells is exacerbated. More precisely, the generated heat during the write operation can disseminate to the adjacent cells and potentially change their values. This phenomenon is known as the write disturbance problem. In this work, we study the impact of write disturbance along the word-line and bit-line in a PCM-based main memory. We then propose two low-overhead mechanisms to address this problem in different dimensions. Our proposed schemes are based on a rank subsetting memory architecture where each chip can be accessed separately. To mitigate the write disturbance problem along the word-line, we use a combination of differential write (DW) and verify-and-correct (VnC) schemes only if the chance of having cascaded verification steps is low. Otherwise, we write into all the vulnerable cells within the target chip to avoid performance loss. To tolerate write disturbance along the bit-line, we use data compression to compact the data and place the adjacent memory lines in a non-overlapping fashion. We further use the extra space within a compressed memory line to store BCH code, in order to protect read-intensive memory lines against write-intensive addresses. Our proposed schemes guarantee reliable write operations in a super dense PCM-based main memory, and improve the system performance by 17% on average, compared to the state-of-the-art mechanism in this domain. |
Year | DOI | Venue |
|---|---|---|
2018 | 10.1109/MASCOTS.2018.00013 | 2018 IEEE 26th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS) |
Keywords | Field | DocType |
Phase Change Memory,Write Disturbance Error | Dram,Phase-change memory,Computer science,Chip,BCH code,Dissemination,Data compression,Memory architecture,Embedded system,Scalability,Distributed computing | Conference |
ISSN | ISBN | Citations |
1526-7539 | 978-1-5386-6887-0 | 0 |
PageRank | References | Authors |
0.34 | 14 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Amin Jadidi | 1 | 77 | 5.45 |
| Mahmut T. Kandemir | 2 | 7371 | 568.54 |
| Chita R. Das | 3 | 1467 | 80.03 |