Name
Title | ||
|---|---|---|
New Lightweight Architectures for Secure FSM Design to Thwart Fault Injection and Trojan Attacks. |
Abstract | ||
|---|---|---|
Finite state machine (FSM) is a critical part in digital processing devices used in Internet of Things (IoT) applications as it controls complete functionality of the device. The synthesis tool implements deterministic FSM by adding extra don’t care states/transitions during optimization. This additional insertion makes the FSM vulnerable to setup-time violation based fault injection (STVFI) and hardware Trojan attacks. The existing techniques are inefficient to completely mitigate these vulnerabilities and exhibit significant design overhead. Therefore, this paper presents a novel lightweight secure machine design technique that completely mitigates the vulnerabilities with minimum overhead. The paper first proposes a new metric to identify all types of vulnerable transitions (VTs) followed by a trustworthy FSM design algorithm and efficient vulnerability mitigation architecture (EVMA). Though our EVMA completely alleviates the vulnerabilities to STVFI and Trojan attacks, it slightly increases the overhead due to additional multiplexers. Hence, we also propose new secure FSM design algorithm and two new lightweight vulnerability mitigation architectures (LVMA-I and LIVMA-II) that control the FFs using existing clear and/or preset pins instead of multiplexers. The experimental results on AES and RSA encryption modules show that the proposed technique detects 100% VTs. Further, ASIC and FPGA implementation of the proposed LIVMA-II using Cadence RTL and Xilinx Vivado presents on an average 40%, 59.6%, and 51.1% reduced area, power and delay respectively compared to the well-known technique. Due to negligible design overhead, our technique is best suitable for designing secure controller of portable IoT devices. |
Year | DOI | Venue |
|---|---|---|
2018 | 10.1007/s10836-018-5762-5 | J. Electronic Testing |
Keywords | Field | DocType |
Fault injection, Lightweight architecture, Hardware Trojan, Vulnerability mitigation, Secure FSM design | Hardware Trojan,Computer science,Field-programmable gate array,Multiplexer,Encryption,Finite-state machine,Real-time computing,Application-specific integrated circuit,Trojan,Fault injection,Embedded system | Journal |
Volume | Issue | ISSN |
34 | 6 | 0923-8174 |
Citations | PageRank | References |
0 | 0.34 | 21 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Vijaypal Singh Rathor | 1 | 2 | 0.72 |
| Bharat Garg | 2 | 32 | 9.88 |
| G. K. Sharma | 3 | 29 | 10.22 |