Name
Abstract | ||
|---|---|---|
Scalar addition and multiplication generally obey commutative and distributive laws. However, in their hardware implementation, error propagation and accumulation do not necessarily follow the same rules. In this paper we present a statistical analysis of the accuracy in complex multiplication approaches for IEEE 754 single precision operands. Several approaches were evaluated using a dual approach that included an error analysis of the multiplication operator architectures and a statistical analysis of VHDL operator designs, implemented on a Xilinx Virtex 7 FPGA. Multiple experiments were carried for systematically assessing architectural, synthesis, and hardware performance characteristics of the target designs, comparing weaknesses and strengths of each architecture. |
Year | DOI | Venue |
|---|---|---|
2017 | 10.1109/MWSCAS.2017.8053006 | Midwest Symposium on Circuits and Systems Conference Proceedings |
Keywords | Field | DocType |
Error analysis,Complex multiplication,Arithmetic hardware | Single-precision floating-point format,Commutative property,Multiplication operator,Computer science,Floating point,Electronic engineering,Multiplication,Virtex,VHDL,IEEE floating point | Conference |
ISSN | Citations | PageRank |
1548-3746 | 1 | 0.40 |
References | Authors | |
1 | 5 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Violeta Reyes-Rodriguez | 1 | 1 | 1.07 |
| Manuel Jiménez | 2 | 20 | 6.31 |
| Keisha Castillo-Torres | 3 | 1 | 0.73 |
| Sylmarie Davila-Montero | 4 | 1 | 0.73 |
| Domingo Rodríguez | 5 | 20 | 8.03 |