Name
Abstract | ||
|---|---|---|
Dynamic random access memory (DRAM) is one key component in modern electronic systems. In this paper, we propose a software-hardware-cooperated built-in self-test (SHC-BIST) scheme for the channel-based DRAMs. The testing of DRAMs consists of two major phases: DRAM initialization and DRAM array testing. Typically, the DRAM initialization process is short and executed in the beginning of the DRAM array testing. Thus, it is inefficient to realize it using the dedicated BIST hardware. On the other hand, it is not time efficient if we use the processor (software) to execute the DRAM array testing. Therefore, the SHC-BIST scheme uses a programmable BIST circuit to execute the DRAM array testing and takes advantage of the processor to execute the DRAM initialization and control the programmable BIST circuit such that the test time and hardware cost can be minimized. We verify the SHC-BIST scheme using a system with a LEON3 processor and a multi-channel DRAM. |
Year | DOI | Venue |
|---|---|---|
2017 | 10.1109/ITC-ASIA.2017.8097122 | 2017 International Test Conference in Asia (ITC-Asia) |
Keywords | Field | DocType |
DRAM,built-in self-test,processor,test,channel-based DRAM | Dynamic random-access memory,Dram,Computer science,Real-time computing,Universal memory,Software,Initialization,Computer hardware,Memory rank,CAS latency,Embedded system,Built-in self-test | Conference |
ISSN | ISBN | Citations |
1089-3539 | 978-1-5386-3052-5 | 1 |
PageRank | References | Authors |
0.38 | 15 | 7 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Tsung-Fu Hsieh | 1 | 1 | 0.38 |
| Jin-Fu Li | 2 | 662 | 59.17 |
| Kuan-Te Wu | 3 | 4 | 1.11 |
| Jenn-Shiang Lai | 4 | 3 | 1.78 |
| chihyen lo | 5 | 57 | 8.68 |
| Ding-Ming Kwai | 6 | 521 | 46.85 |
| Yung-Fa Chou | 7 | 244 | 23.76 |