Name
Abstract | ||
|---|---|---|
Large-scale graph processing requires the high bandwidth of data access. However, as graph computing continues to scale, it becomes increasingly challenging to achieve a high bandwidth on generic computing architectures. The primary reasons include: the random access pattern causing local bandwidth degradation, the poor locality leading to unpredictable global data access, heavy conflicts on updating the same vertex, and unbalanced workloads across processing units. Processing-in-memory (PIM) has been explored as a promising solution to providing high bandwidth, yet open questions of graph processing on PIM devices remain in: 1) how to design hardware specializations and the interconnection scheme to fully utilize bandwidth of PIM devices and ensure locality and 2) how to allocate data and schedule processing flow to avoid conflicts and balance workloads. In this paper, we propose GraphH, a PIM architecture for graph processing on the hybrid memory cube array, to tackle all four problems mentioned above. From the architecture perspective, we integrate SRAM-based on-chip vertex buffers to eliminate local bandwidth degradation. We also introduce reconfigurable double-mesh connection to provide high global bandwidth. From the algorithm perspective, partitioning and scheduling methods like index mapping interval-block and round interval pair are introduced to GraphH, thus workloads are balanced and conflicts are avoided. Two optimization methods are further introduced to reduce synchronization overhead and reuse on-chip data. The experimental results on graphs with billions of edges demonstrate that GraphH outperforms DDR-based graph processing systems by up to two orders of magnitude and
<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$5.12 {\times }$ </tex-math></inline-formula>
speedup against the previous PIM design. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.1109/tcad.2018.2821565 | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Keywords | Field | DocType |
Bandwidth,Computer architecture,System-on-chip,Degradation,Indexes,Partitioning algorithms,Hardware | Locality,Hybrid Memory Cube,Computer science,Scheduling (computing),Real-time computing,Bandwidth (signal processing),Data access,Memory architecture,Speedup,Distributed computing,Random access | Journal |
Volume | Issue | ISSN |
38 | 4 | 0278-0070 |
Citations | PageRank | References |
10 | 0.53 | 0 |
Authors | ||
9 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Guohao Dai | 1 | 89 | 8.17 |
| Tianhao Huang | 2 | 49 | 2.57 |
| yuze chi | 3 | 109 | 9.25 |
| Jishen Zhao | 4 | 638 | 38.51 |
| Guangyu Sun | 5 | 1920 | 111.55 |
| Yongpan Liu | 6 | 1056 | 84.55 |
| Yu Wang | 7 | 2279 | 211.60 |
| Yuan Xie | 8 | 6430 | 407.00 |
| Huazhong Yang | 9 | 2239 | 214.90 |