Name
Title | ||
|---|---|---|
Diagnosis of Performance Limiting Segments in Integrated Circuits Using Path Delay Measurements. |
Abstract | ||
|---|---|---|
An approach capable of identifying the locations of distributed small delay defects, arising due to manufacturing aberrations, is proposed. It is shown that the proposed formulation can be transformed into a Boolean satisfiability form to be solved by any satisfiability solver. The approach is capable of providing a small number of alternative sets of potential defective segments, and one of the solutions is the actual defect configuration. This is shown to be a very important property toward the effective identification of the defective segments. Experimental analysis on International symposium on circuits and systems and International Test Conference benchmark suites show that the proposed approach is highly scalable and identifies the location of multiple delay defects. |
Year | DOI | Venue |
|---|---|---|
2017 | 10.1109/TCAD.2016.2571849 | IEEE Trans. on CAD of Integrated Circuits and Systems |
Keywords | Field | DocType |
Delays,Logic gates,Circuit faults,Failure analysis,Atmospheric measurements,Particle measurements,Manufacturing | Delay calculation,Logic gate,Computer science,Satisfiability,Boolean satisfiability problem,Algorithm,Electronic engineering,Real-time computing,Solver,Electronic circuit,Integrated circuit,Scalability | Journal |
Volume | Issue | ISSN |
36 | 2 | 0278-0070 |
Citations | PageRank | References |
1 | 0.38 | 12 |
Authors | ||
2 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ahish Mysore Somashekar | 1 | 7 | 1.90 |
| Spyros Tragoudas | 2 | 625 | 88.87 |